


LCFC Confidential

BE560 Rev1.0 Schematic

Intel SkyLake Processor with DDRIII L + PCH-LP

AMD Litho XT GDDR5 2GB

2015-07-28 Rev1.0



Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane / State	B+	+3VALW +5VALW +1.8VALW +1VALW	+1.35V	+5VS +3VS +VCC_CORE +VCC_IO +VCC_SA +VCC_ST +VCC_STG +VGA_CORE +3VS_VGA +1.8VS_VGA +1.35VS_VGA +0.675VS
S0	O	O	O	O
S3	O	O	O	X
S5 S4/AC Only	O	O	X	X
S5 S4 Battery only	O	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

STATE \ SIGNAL	SLP_A#	SLP_S3#	SLP_S4#	SLP_S5#	EC_ON2	EC_ON	SUSP#
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON
S1(Power On Suspend)	HIGH	HIGH	HIGH	HIGH	ON	ON	ON
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	ON	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	ON	OFF

SMBUS Control Table

	SOURCE	Main VGA	BATT	SODIMM	WLAN WiMAX	Thermal Sensor	PCH	CP Module	Security ROM	LAN PHY	G sensor
EC_SMB_CK1 EC_SMB_DA1	IT8580F +3VL	X	V +3VALW	X	X	X	X	X	X	X	X
EC_SMB_CK3 EC_SMB_DA3	IT8580F +3VS	V +3VS_VGA	X	X	X	V +3VS	V +3V_PCH	X	X	X	V +3VALW_GS
PCH_SMB_CLK PCH_SMB_DATA	PCH +3V_PCH	X	X	V +3VS	X	X	X	V +5VS	V +3VS	X	X
PCH_SML0_CLK PCH_SML0_DAT	PCH +3V_PCH	X	X	X	X	X	X	X	X	V +3VALW	X

USB2 Port

Port	Device
1	JUSB2
2	JUSB3
3	Sub Board
4	Docking
5	Touch Panel
6	BT
7	CMOS
8	FP/Smart

USB3 Port

Port	Device
1	JUSB2
2	JUSB3
3	Sub Board
4	Docking
5	3D CCD(PCIE1)

PCIE Port


Port	Device
1	3D CCD(USB3)
2	X
3	WLAN
4	LAN
5	X
6	CardReader
7	X
8	X
9	GPU
10	GPU
11	GPU
12	GPU

SATA Port

Port	Device
1	HDD
2	ODD
3	X
4	X

VGA and DDR3 Voltage Rails (Litho XT 2GB DDR3) 20141227_S

GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	N/A	
GPIO5	IN	-	GPIO5_AC_BATT
GPIO6	IN	-	GPIO6
GPIO7	OUT	N/A	
GPIO8	OUT	-	GPIO8_ROMSO
GPIO9	OUT	-	GPIO9_ROMSI
GPIO10	OUT	-	GPIO10_ROMSCK
GPIO11	OUT	N/A	
GPIO12	OUT	N/A	
GPIO13	OUT	N/A	
GPIO15	IN	N/A	SVI2_SVD
GPIO16	OUT	N/A	
GPIO17	OUT	N/A	
GPIO19	OUT	N/A	GPIO19_CTF
GPIO20	IN	IN	GPIO20
GPIO21	OUT	N/A	
GPIO22	OUT	N/A	GPIO22_ROMCSB
GPIO29	OUT	N/A	
GPIO30	OUT	N/A	






	Device ID		setting	I2C Slave addresses ID
JET-XT	0xFFFF	SMB_ALT_ADDR (ROM_SO Bit 1)	0	0xFF
			1	0xFF



BOM Structure Table


BOM Structure	NOTE
PCB@	For PCB load BOM
XDP@	Debug port
UMA@	UMA SKU ID
DIS@	Optimus SKU ID
DIMM2@	For DIMM2 function
DIMM1@	For DIMM1 function
VPRO@	For VPRO function
ME@	ME Connector
EMC@	For EMC function
EMC_2D@	For EMC function
EMC_NS@	For EMC function
RF_NS@	For RF function
S2G@	For VRAM Strap
CHA@	For VRAMA function
CHB@	For VRAMB function
RANKA@	GPU DDR5 Setting
X76@	GPU VRAM Setting
3DCCD@	3D Camera Setting
VGA@	VGA Setting
MUX@	MUX Setting
ODD@	ODD Setting
TPM@	Trusted Platform Module (TPM)
NVPRO@	For Non-VPRO function
MIRROR@	For mirror function

GPU		Litho XT 2GB DDR3	
FB Memory (DDR3L)		PS_3 (RV114)	PS_3 (RV117)
Samsung 1000MHz	K4W4G1646D-BC1A		
	256Mx16	PH 3.4K	PD 10K
Hynix 1000MHz	H5TC4G63AFR-11C		
	256Mx16	PH 4.75K	NC
Micro 1000MHz	MT41J256M16HA-093G		
	256Mx16	PH 3.24K	PD 5.62K




DDPB_CTRLDATA	Port B Detected	This signal has an integrated weak pull-down (20 K Ω nominal) resistor. When this signal is pulled up to VCC3_3 through a 1-3.6 K Ω \pm 5% resistor at the rising edge of PCH_PPWROK the Digital Display Port B will be detected.
DDPC_CTRLDATA	Port C Detected	This signal has an integrated weak pull-down (20 K Ω nominal) resistor. When this signal is pulled up to VCC3_3 through a 1-3.6 K Ω \pm 5% resistor at the rising edge of PCH_PPWROK the Digital Display Port C will be detected.






[SKL PDG]Manufacturing Mode Jumper

1. If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default)
2. If sampled high, the Flash Descriptor Security will be overridden.





GPP_B14, Internal PD 20K
No Reboot on TCO
Timer expiration
pull-up to VCC3_3 through a 18.2 K 5%
resistor to disable this capability

Processor Strapping
543016_543016_SKL_PDG_UY_1_0_pub
P780



Check RC377 to remove
by 7/20


[54] PCH_HDA_SDIO0







[SKL PDG] internal SD Card

20150514

RTC External Circuit




JCMOS, JME Setting, Need Under DDR Door



[SKL PDG]Used to set BIAS reference for differential clocks. Connect to a [RC379] 2.71K \pm 0.5% precision resistor to 1.0v.


[SKL PDG]

- 1.Space > 15mils
 - 2.No trace under crystal
 - 3.Place on opposit side of MCP for temp inf l uence
 - 4.The exact capacitor values for C1 and C2 must be based on the crystal maker recommendations
- Typical values for C1 and C2 are 18 pF, based on crystal load of 12.5 pF.



[SKL PDG]

- 1.A 24 MHz crystal with crystal frequency tolerance and stability of +/-30 ppm
- 2.Two External Load Capacitors (Ce1 and Ce2)
- 3.A 1-Mohm bias resistor (Rf)






Security Classification	LC Future Center Secret Data		
Issued Date	2014/05/07	Deciphered Date	2015/05/07
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title				
SKL(6/16):CLOCK SIGNALS				
Size	Document	Number		Rev
Custom		BE560		0.1
Date:	Wednesday, September 23, 2016			Sheet
	10	of	99	






Functional Strap Definitions


L:Disable Intel ME Crypto TLS cipher suite (no confidentiality).
*H:Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality).Support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.






GPP_C5, Internal PD 20K







*L: LPC
H: eSPI










Security Classification	LC Future Center Secret Data			Title	
Issued Date	2014/05/07	Deciphered Date	2015/05/07	SKL(9/16):Decoupling	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Document Number BE560
					Rev 0.1
Date: Wednesday, September 23, 2015					Sheet 13 of 99











15/0519



15/0519





UC1P		
SKL_ULT		
GND 1 OF 3		
A5	VSS_A5	VSS_AL65
A67	VSS_A67	VSS_AL66
A70	VSS_A70	VSS_AM13
AA2	VSS_AA2	VSS_AM21
AA4	VSS_AA4	VSS_AM25
AA65	VSS_AA6	VSS_AM27
AA68	VSS_AA65	VSS_AM27
AB15	VSS_AB15	VSS_AM43
AB16	VSS_AB15	VSS_AM45
AB18	VSS_AB16	VSS_AM46
AB21	VSS_AB18	VSS_AM55
AB8	VSS_AB21	VSS_AM60
AD13	VSS_AB8	VSS_AM61
AD16	VSS_AD13	VSS_AM68
AD19	VSS_AD16	VSS_AM71
AD20	VSS_AD19	VSS_AM8
AD21	VSS_AD20	VSS_AN20
AD62	VSS_AD21	VSS_AN23
AD8	VSS_AD62	VSS_AN28
AE64	VSS_AD8	VSS_AN30
AE65	VSS_AE64	VSS_AN32
AE66	VSS_AE65	VSS_AN33
AE67	VSS_AE66	VSS_AN35
AE68	VSS_AE67	VSS_AN37
AE69	VSS_AE68	VSS_AN38
AF1	VSS_AE69	VSS_AN38
AF10	VSS_AF1	VSS_AN40
AF15	VSS_AF10	VSS_AN42
AF17	VSS_AF15	VSS_AN42
AF2	VSS_AF17	VSS_AN42
AF4	VSS_AF2	VSS_AN42
AF63	VSS_AF4	VSS_AN42
AG16	VSS_AF63	VSS_AP10
AG17	VSS_AG16	VSS_AP18
AG18	VSS_AG17	VSS_AP22
AG19	VSS_AG18	VSS_AP23
AG20	VSS_AG19	VSS_AP28
AG21	VSS_AG20	VSS_AP32
AG21	VSS_AG21	VSS_AP35
AH13	VSS_AH13	VSS_AP38
AH6	VSS_AH6	VSS_AP42
AH63	VSS_AH6	VSS_AP42
AH84	VSS_AH63	VSS_AP42
AH87	VSS_AH84	VSS_AP42
AJ15	VSS_AJ15	VSS_AP42
AJ18	VSS_AJ18	VSS_AP42
AJ20	VSS_AJ20	VSS_AP42
AJ4	VSS_AJ4	VSS_AP42
AK11	VSS_AJ4	VSS_AP42
AK16	VSS_AK11	VSS_AP42
AK18	VSS_AK16	VSS_AP42
AK21	VSS_AK18	VSS_AP42
AK22	VSS_AK21	VSS_AP42
AK27	VSS_AK22	VSS_AP42
AK63	VSS_AK27	VSS_AP42
AK68	VSS_AK63	VSS_AP42
AK69	VSS_AK68	VSS_AP42
AK8	VSS_AK69	VSS_AP42
AL2	VSS_AK8	VSS_AP42
AL28	VSS_AL2	VSS_AP42
AL32	VSS_AL28	VSS_AP42
AL35	VSS_AL32	VSS_AP42
AL38	VSS_AL35	VSS_AP42
AL4	VSS_AL38	VSS_AP42
AL45	VSS_AL4	VSS_AP42
AL48	VSS_AL45	VSS_AP42
AL52	VSS_AL48	VSS_AP42
AL55	VSS_AL52	VSS_AP42
AL58	VSS_AL55	VSS_AP42
AL58	VSS_AL58	VSS_AP42
AL64	VSS_AL64	VSS_AP42


SKYLAKE-U_BGA1356 16 OF 20
REV = 1 ? ?


UC1Q		
SKL_ULT		
GND 2 OF 3		
AT63	VSS_AT63	VSS_BA49
AT68	VSS_AT68	VSS_BA53
AT71	VSS_AT71	VSS_BA57
AU10	VSS_AU10	VSS_BA6
AU15	VSS_AU15	VSS_BA62
AU20	VSS_AU20	VSS_BA66
AU32	VSS_AU32	VSS_BA71
AU38	VSS_AU38	VSS_BA71
AV1	VSS_AV1	VSS_BB18
AV68	VSS_AV1	VSS_BB26
AV69	VSS_AV68	VSS_BB34
AV70	VSS_AV69	VSS_BB34
AV71	VSS_AV70	VSS_BB38
AW10	VSS_AW10	VSS_BB43
AW12	VSS_AW12	VSS_BB43
AW14	VSS_AW14	VSS_BB43
AW16	VSS_AW16	VSS_BB43
AW18	VSS_AW18	VSS_BB43
AW21	VSS_AW21	VSS_BB43
AW23	VSS_AW23	VSS_BB43
AW26	VSS_AW26	VSS_BB43
AW28	VSS_AW28	VSS_BB43
AW30	VSS_AW30	VSS_BB43
AW32	VSS_AW32	VSS_BB43
AW34	VSS_AW34	VSS_BB43
AW36	VSS_AW36	VSS_BB43
AW38	VSS_AW38	VSS_BB43
AW41	VSS_AW41	VSS_BB43
AW43	VSS_AW43	VSS_BB43
AW45	VSS_AW45	VSS_BB43
AW47	VSS_AW47	VSS_BB43
AW49	VSS_AW49	VSS_BB43
AW51	VSS_AW51	VSS_BB43
AW53	VSS_AW53	VSS_BB43
AW55	VSS_AW55	VSS_BB43
AW57	VSS_AW57	VSS_BB43
AW6	VSS_AW6	VSS_BB43
AW60	VSS_AW60	VSS_BB43
AW62	VSS_AW62	VSS_BB43
AW64	VSS_AW64	VSS_BB43
AW66	VSS_AW66	VSS_BB43
AW68	VSS_AW68	VSS_BB43
AW8	VSS_AW8	VSS_BB43
AW84	VSS_AW84	VSS_BB43
B10	VSS_B10	VSS_BB43
B14	VSS_B14	VSS_BB43
B18	VSS_B18	VSS_BB43
B22	VSS_B22	VSS_BB43
B30	VSS_B30	VSS_BB43
B34	VSS_B34	VSS_BB43
B39	VSS_B39	VSS_BB43
B44	VSS_B44	VSS_BB43
B48	VSS_B48	VSS_BB43
B53	VSS_B53	VSS_BB43
B58	VSS_B58	VSS_BB43
B62	VSS_B62	VSS_BB43
B66	VSS_B66	VSS_BB43
B71	VSS_B71	VSS_BB43
BA10	VSS_BA10	VSS_BB43
BA14	VSS_BA14	VSS_BB43
BA18	VSS_BA18	VSS_BB43
BA2	VSS_BA2	VSS_BB43
BA23	VSS_BA23	VSS_BB43
BA28	VSS_BA28	VSS_BB43
BA32	VSS_BA32	VSS_BB43
BA36	VSS_BA36	VSS_BB43
F68	VSS_F68	VSS_BB43
BA45	VSS_BA45	VSS_BB43

SKYLAKE-U_BGA1356 17 OF 20
REV = 1 ? ?

UC1B		
SKL_ULT		
GND 3 OF 3		
F8	VSS_F8	VSS_L18
G10	VSS_G10	VSS_L2
G22	VSS_G22	VSS_L20
G43	VSS_G43	VSS_L4
G45	VSS_G45	VSS_L8
G48	VSS_G48	VSS_L8
G5	VSS_G5	VSS_L10
G52	VSS_G52	VSS_L13
G55	VSS_G55	VSS_L19
G58	VSS_G58	VSS_N21
G6	VSS_G6	VSS_N6
G63	VSS_G63	VSS_N65
G66	VSS_G66	VSS_N68
G68	VSS_G68	VSS_N68
G69	VSS_G69	VSS_N68
G71	VSS_G71	VSS_N68
H15	VSS_H15	VSS_P17
H18	VSS_H18	VSS_P19
H71	VSS_H71	VSS_P20
J11	VSS_J11	VSS_P21
J13	VSS_J13	VSS_P21
J25	VSS_J25	VSS_P21
J28	VSS_J28	VSS_P21
J35	VSS_J35	VSS_P21
J38	VSS_J38	VSS_P21
J42	VSS_J42	VSS_P21
J8	VSS_J8	VSS_P21
K16	VSS_K16	VSS_P21
K18	VSS_K18	VSS_P21
K22	VSS_K22	VSS_P21
K61	VSS_K61	VSS_P21
K63	VSS_K63	VSS_P21
K64	VSS_K64	VSS_P21
K65	VSS_K65	VSS_P21
K66	VSS_K66	VSS_P21
K67	VSS_K67	VSS_P21
K68	VSS_K68	VSS_P21
K70	VSS_K70	VSS_P21
K71	VSS_K71	VSS_P21
L11	VSS_L11	VSS_P21
L16	VSS_L16	VSS_P21
L17	VSS_L17	VSS_P21
L18	VSS_L18	VSS_P21

SKYLAKE-U_BGA1356 18 OF 20
REV = 1 ? ?






CFG0 : Stall Reset Sequence
after PCU PLL Lock until de-asserted
1 : No Stall
0 : Stall


CFG9 : SVID Bus Communication
1 : Enabled
0 : Disabled

ZVM#	state	VCCOPC
0V		0V
1V		1V


ZVM# state	MSM# state	VCCEOFI
0V	X	0V
1V	0V	0.8V
1V	1V	1V



Security ROM



M3 Support + Intel LAN PHY / Wireless LAN Solution





20141220


[SK1]SPI0_CS0#: SPI FLASH
SPI0_CS1#: SPI FLASH
SPI0_CS2#: SPI TPM

8MB(64Mb)


feedback to SDV rev..
15/0522



Near SPI ROM




Mirror Code




Close to SPI ROM (UC8M1).

4MB(32Mb) for VPRO SKU



Near SPI ROM





Layout Note:
Place near JDIMM1







For RF solution.


Layout Note:
Place near JDIMM1.203,204



All VREF traces should
have 10 mil trace width

take care the BOM P/N

Channel A




Security Classification		LC Future Center Secret Data			Title			
Issued Date		2012/07/01	Deciphered Date		2014/07/01			Graphic
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.								
Size	Custom	Document		Number		BE560		
Date		Wednesday, September 23, 2015		Sheet		27	of 99	




		RV114	RV107	Strap_P0_3[3..1]
FB Memory (DDR3L)				
Samsung	1G	PU 8.45K	PD 2K	001
	2G	PU 3.4K	PD 10K	110
Rynix	1G	PU 4.53K	PD 2K	010
	2G	PU 4.75K	NC	111
Micron	1G	NC	PD 4.75K	000
	2G	PU 3.24K	PD 5.62K	101


1.5A




13mA



25mA




30mA



[83] VDDC_SEN

[83] VDDC_RTN



216-0855000_A0_FCBGA962

100mA

+1.8VS_VGA

1A

+0.95VS_VGA

0.8A


+0.95VS_VGA

37A

+VGA_CORE


37A

+VGA_CORE





237mA

+1.8VS_VGA




Test_Point_20MIL TPV21


Test_Point_20MIL TPV22







280mA


+0.95VS_VGA






Memory Partition A - Lower 32 bits








Security Classification		LC Future Center Secret Data		Title			
Issued Date		2012/07/01	Deciphered Date		2014/07/01		
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>							
Size Custom		Document Number		BE560		Rev 0.1	
Date:		Wednesday, September 23, 2015		Sheet		32 of 99	

Memory Partition A - Upper 32 bits




Memory Partition A - Lower 32 bits





Security Classification		LC Future Center Secret Data		Title	GDDR5	
Issued Date	2012/07/01	Deciphered Date	2014/07/01			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number	Rev 0.1
				BE560		
Date:				Wednesday, September 23, 2015 Sheet 34 of 99		

Memory Partition A - Upper 32 bits




+1.35V to +1.35VS_VGA


+1.0VALW to +0.95VS_VGA




+3VS to +3VS_VGA










+1.8VALW to +1.8VS_VGA




MLPS	Bit				
	5	4	3	2	1
PS_0[5:1]	1	1	0	0	1
PS_1[5:1]	1	1	0	0	0
PS_2[5:1]	1	1	0	0	0
PS_3[5:1]	1	1	X	X	X



Security Classification		LC Future Center Secret Data		Title			
Issued Date		2012/12/05		Deciphered Date			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Size		Document Number		Cuslin		Rev	
Date:		Wednesday, September 23, 2015		Sheet		36 of 99	






LCDVDD Circuit





CMOS Camera









CMOS USB Port 2



ESD request














Table 7. CFG1/CFG2 pin definitions

Pin value	System behavior
00	Compliant HPD behavior
01	Most interoperable (non-compliant) HPD behavior
10	Most interoperable (non-compliant) HPD behavior
11	(Default) Compliant behavior







SATA HDD CONN.

Close to JHDD








SATA HDD CONN.






USB3 PORT1







POWER SWITCH



PORT2 (AOU)




CLT1	CLT2	CLT3	ILIM_SEL	MOD
0	0	0	X	DCR OUT held low
1	1	1	1	CDP Data Connected and Port Power Mgt. Function Active
1	1	1	0	SDP2 Data Connected
1	1	0	X	SDP1 Data Connected
0	1	0	X	SDP1 Data Connected
1	0	0	X	DCP_Short Device Forced to stay in DCP BC 1.2 charging mode
1	0	1	X	DCP_Divider Device Forced to stay in DCP Divider 1 Charging Mode
0	1	1	X	DCP_Auto Data Disconnected and Port Power Mgt. Function Active
0	0	1	X	DCP_Auto Data Disconnected and Power Wake Function Active



[illegible]

For Non-Vpro




20150526





SA00007H610

15/0526


UL1 GBE PHY

vPro Model	Non-vPro Model
I219LM	I219V

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2013/09/07	Deciphered Date	2014/09/07	LAN Size Custom BE560	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number Date: Wednesday, September 23, 2015 Sheet 47 of 99	
				Rev 0.1	




For RF solution.





ME will change CONN on SDV phase.

RJ-45 Conn.






20141231

TYPE-A NGFF SLOT FOR WLAN
3.2H CONNECTOR





VPRO SKU : R48(@), R70(VPRO@)






PC Beep




EXT. MIC/LINE IN Apple --> EXT_MIC_A, HGND B
Nokia --> EXT_MIC_B, HGND A




Changed CA29 & CA30 from 1uF to 2.2uF/X5R to meet Port-D(headset-Mic) THD+N <= -65 dB

Speaker OUT






SPK CONN.




HeadPhone/LINE OUT






























CA31, CA32 change to 4.7U for Quality requirement






1. AC Capacitor place on Sub/B
2. Need to check with MUX IC vendor whether still need AC cap bet ween MUX C and device








Vcc	3.3V +/- 5%				
RE3	100K +/- 1%				
Board ID	RE7	Vad_BID_min	Vad_BID_typ	Vad_BID_max	Phase
0	OK +/- 5%	0 V	0 V	0 V	SDV
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	FVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	SIT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	SVT
4	4.7K +/- 5%	0.141 V	0.148 V	0.155 V	
5	24K +/- 5%	0.612 V	0.638 V	0.664 V	




TOUCH PANEL CONN.




RTC CONN.




KB CONN



FAN CONN.




For RF solution.



2014112 [15] Q15

FingerPrint CONN.




PWR BTN/LID SW CONN.

For 14" on board

For 15" on Sub/B


ON/OFF Switch --> Sub/B



Lid Switch --> Sub/B


Thermal Sensor

Thermal Sensor
placed near by VRAM




Address 1001_101xb
Internal pull up 1.2K to 1.5V
R for init i d t her nd shu do wnte np


Close to U1







Close to +VCC_CORE




Close JDIMM1&JDIMM2



REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"






APS G-Sensor


TABLE


P/N	ADDR_SEL	Address
LIS3DH	H	32h (W) & 33h (R)
	L	30h (W) & 31h (R)
KX023-1025	H	3Eh (W) & 3Fh (R)
	L	3Ch (W) & 3Dh (R)




TABLE



P/N	Mode Selection
H	I2C Mode
L	SPI Mode






TPM IC






Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/09/07	Deciphered Date	2014/09/07	VCC_IO and VCC_ST LSW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF: LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF: LC FUTURE CENTER.				Sheet	Rev
				Document Number	0.1
				BE560	
Date:		Wednesday, September 23, 2015		Sheet	70 of 99


Load Switch
+5VALW To +5VS
+3VALW To +3VS




+3VALW to +3V_DDR




For Edge 15" Audio board CONNECTOR








Security Classification		LC Future Center Secret Data				Title			
Issued Date		2013/08/05		Deciphered Date		2014/12/31			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size Custom		Document Number		ATVL2 NM-A351		Rev 0.1			
Date:		Wednesday, September 23, 2015 13:56:17 73 of 99							



PRT7 under CPU bottom side :
CPU thermal protection at 93 \pm 3 degree C
Recovery at 56 \pm 3 degree C










+VCC_GT
TDC= 18A
IccMAX=31A
OCP min = 40A


Based on PDDG rev 0.7 Table 5-1.




ISL62771 Schematic for FT3 solution




Security Classification	LC Future Center Secret Data			Title	
Issued Date	2013/08/05	Deciphered Date	2014/12/31	+VGA_CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom Document Number AIVL2 NM-A351 Date: Wednesday, September 23, 2015 8:30 of 99





Screw Hole



PCB Fedical Mark PAD

